Running
RL
VeriRL — Verilog RTL Design Environment
🔬
Interact with a Verirl simulation environment via text actions
Supreeth Rao
Supreeth
AI & ML interests
Reinforcement Learning, Large Language Models, Distributed Computing
Recent Activity
updated a Space 1 day ago
Supreeth/verirl-env published a Space 18 days ago
Supreeth/verirl-env published a model 3 months ago
Supreeth/searchlm-qwen2.5-3b-rlhfOrganizations
None yet